unit and a direct memory access unit coupled to an ATM

1

29

30

```
slave processing unit, the interface unit comprising:
         an input unit, the input unit receiving data cells and
3
    exchanging control signals with the ATM master processing
4
5
    unit:
         an input buffer unit including:
6
              a buffer storage unit; and
7
8
              a calculation unit, wherein the input buffer unit
    receives data signals from and exchanges control signals
9
    with the input unit, the input buffer unit storing received
10
    data cells in the buffer storage unit, the buffer storage
11
12
    unit transferring data cells to the ATM slave processing
13
    direct memory access unit; and
14
         a register, each data cell including a cell <del>location</del>
15
    portion identifying a having an encoded destination
16
    location, the calculation unit responsive to the contents
17
    of the register and to the data cell portion for generating
18
    a destination location control signal for the data cell in
19
    the ATM slave processing unit.
20
21
         2.
              (Original)
                              The interface unit as recited in
22
    claim 1 wherein the buffer storage unit is a first-
23
    in/first-out memory unit.
24
25
    Please amend Claim 3 as follows.
26
27
              (Currently Amended) The interface unit as recited
28
    in claim + 2 wherein the first-in/first-out memory unit can
```

•125934 TI-33430 Page 2

store at least two data cells.

29

30

1	4. (Original) The interface unit as recited in
2	claim 1 wherein the buffer storage unit transfers a data
3	cell to the slave data processing unit every clock cycle.
4	
5	Please amend Claim 5 as follows.
6	
7	5. (Currently Amended) The interface unit as recited
8	in claim 1 wherein the destination locations can be
9	selected from at least one of the group consisting of a
10	plurality of central slave processing unit, a plurality of
11	shared memory location for a plurality of slave processing
12	units, and at least one central slave processing unit and
13	at least one shared memory location.
14	
15	Please amend claim 6 as follows.
13	
16	
	6. (Currently Amended) The interface unit as recited
16	6. (Currently Amended) The interface unit as recited in claim 1 further comprising:
16 17	
16 17 18 19	in claim 1 further comprising:
16 17 18	in claim 1 further comprising: an output buffer unit; the output buffer unit
16 17 18 19 20	in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing
16 17 18 19 20 21	in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing data cells, the output buffer unit receiving data cells
16 17 18 19 20 21	in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing data cells, the output buffer unit receiving data cells from the slave processing direct memory access unit the
16 17 18 19 20 21 22	in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing data cells, the output buffer unit receiving data cells from the slave processing direct memory access unit the data buffer unit exchanging control signals with the slave
116 117 118 119 220 221 222 223 224	in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing data cells, the output buffer unit receiving data cells from the slave processing direct memory access unit the data buffer unit exchanging control signals with the slave processing direct memory access unit; and
116 117 118 119 220 221 222 223 224	in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing data cells, the output buffer unit receiving data cells from the slave processing direct memory access unit the data buffer unit exchanging control signals with the slave processing direct memory access unit; and an output unit; the output unit receiving data cells

TI-33430 Page 3 #125934

ATM master processing unit.

The interface unit as recited in 1 7. (Original) claim 1 wherein the ATM slave processing unit includes at 2 least one digital signal central processing unit. 3 4 5 Please amend Claim 8 as follows. 6 (Currently Amended) The interface unit as recited 7 8. 8 in claim 1 wherein the control signals and the data cells 9 have the a UTOPIA format. 10 Please cancel Claim 9. 11 12 9. The interface unit as recited in 13 (Cancelled) claim 1 wherein the ATM slave processing unit includes a 14 15 direct memory access unit. 16 17 Please amend claim 10 as follows. 18 19 10. (Currently Amended) A method for exchanging data 20 cells from an ATM master processing unit with a plurality 21 of locations in an ATM slave processing unit, the ATM slave 22 processing unit including a direct memory access unit, the

24 storing data cells from the ATM master processing unit

26 comparing a field in the data cell with the contents

27 of a register to determine the destination location of the

28 data cell;

23

25

29 generating a signal identifying the destination

30 location; and

method comprising:

in a buffer storage unit;

#125934 TI-33430 Page 4

when storage space is available, transferring a data 1 cell from the buffer storage unit to the destination location direct memory access unit. 3 4 The method as recited in claim 10 5 11. (Original) 6 further comprising: implementing the buffer storage to hold two data 8 cells; and 9 transferring a data cell from the buffer storage unit to the ATM slave processing unit on consecutive clock 10 11 cycles. 12 13 12. (Original) The method as recited in claim 11 14 further comprising implementing the control signals in a 15 UTOPIA format. 16 17 Please amend Claim 13 as follows. 18 19 13. (Currently Amended) The method as recited in 20 claim 10 wherein the ATM slave processing unit includes a 21 direct memory access unit, the method including includes 22 applying the signal identifying the destination location to 23 the direct memory access unit. 24 25 Please amend Claim 14 as follows. 26 27 14. (Currently Amended) A data processing system 28 comprising: 29 an ATM master processing unit;

*125934 TI-33430 Page 5

1	an ATM slave processing unit, the ATM slave processing
2	unit including a direct memory access unit; and
3	an ATM slave interface unit, the slave interface unit
4	including:
5	an input unit, the input unit receiving data
6	signals from the ATM master unit, the input unit exchanging
7	control signals with the ATM master unit;
8	an input buffer storage unit, the input buffer
9	unit including:
10	a memory unit; and
11	a calculation unit, wherein the input buffer
12	unit exchanges control signals with the input unit, the
13	input buffer unit storing data cells in the memory unit,
14	the buffer storage unit transferring data cells to the ATM
15	slave processing unit, the input buffer unit exchanging
16	control signals with the ATM slave processing unit direct
17	memory access unit; and
18	a register, the contents of the register
19	identifying the destination location field in a data cell,
20	the contents of the register providing the translation of
21	field in the data cell $\frac{1}{100}$ a destination location,
22	wherein the calculation unit generates a destination
23	location signal and applies the destination location signal
24	to the ATM slave processing unit.
25	
26	Please cancel Claim 15.
27	
28	15. (Cancelled) The data processing system as
29	recited in claim 14 wherein the ATM slave processing unit
30	includes a direct memory access unit, the destination

28 29

30

location signal being applied to the direct memory access 1 2 unit. 3 The data processing system as 4 16. (Original) recited in claim 14 wherein the memory unit is a first-5 in/first-out memory unit capable of storing at least two 6 7 data cells. 8 9 Please amend Claim 17 as follows. 10 11 The data processing system as recited in claim 16 12 wherein the input buffer unit transfers data cells to the ATM slave processing unit on consecutive lock clock cycles. 13 14 15 In the Specification 16 17 On Page 1, please delete the Paragraph after the title. Replace this Paragraph with the following Paragraph; 18 19 20 "This Application claims priority under 35 USC 119(e) 21 (1) of Provisional Application Serial No. 60/237,237." 22 23 On Page 1, please delete the Paragraph entitled RELATED 24 APPLICATIONS and replace this Paragraph with the following 25 Paragraph. 26 27 "This Application claims priority under 35 USC 119(e) (1) of Provisional Application Serial No. 60/237,237

*125934 TI-33430 Page 7

(TI-31779), titled APPARATUS AND METHOD FOR AN INTERFACE

UNIT FOR DATA TRANSFER BETWEEN PROCESSING UNITS IN THE